Sciweavers

244 search results - page 27 / 49
» Implementing the scale vector-thread processor
Sort
View
ASPLOS
1996
ACM
13 years 11 months ago
Shasta: A Low Overhead, Software-Only Approach for Supporting Fine-Grain Shared Memory
This paper describes Shasta, a system that supports a shared address space in software on clusters of computers with physically distributed memory. A unique aspect of Shasta compa...
Daniel J. Scales, Kourosh Gharachorloo, Chandramoh...
ASPLOS
2012
ACM
12 years 3 months ago
DreamWeaver: architectural support for deep sleep
Numerous data center services exhibit low average utilization leading to poor energy efficiency. Although CPU voltage and frequency scaling historically has been an effective mea...
David Meisner, Thomas F. Wenisch
ICPPW
2005
IEEE
14 years 1 months ago
Performance Prophet: A Performance Modeling and Prediction Tool for Parallel and Distributed Programs
High-performance computing is essential for solving large problems and for reducing the time to solution for a single problem. Current top high-performance computing systems conta...
Sabri Pllana, Thomas Fahringer
CCGRID
2003
IEEE
14 years 26 days ago
Chameleon: A Resource Scheduler in A Data Grid Environment
Grid computing is moving into two ways. The Computational Grid focuses on reducing execution time of applications that require a great number of computer processing cycles. The Da...
Sang-Min Park, Jai-Hoon Kim
FCCM
2002
IEEE
119views VLSI» more  FCCM 2002»
14 years 16 days ago
Using On-Chip Configurable Logic to Reduce Embedded System Software Energy
We examine the energy savings possible by re-mapping critical software loops from a microprocessor to configurable logic appearing on the same-chip in commodity chips now commerci...
Greg Stitt, Brian Grattan, Jason R. Villarreal, Fr...