Sciweavers

244 search results - page 34 / 49
» Implementing the scale vector-thread processor
Sort
View
IPPS
2006
IEEE
14 years 1 months ago
Grid solutions for biological and physical cross-site simulations on the TeraGrid
Computational grids and grid middleware offer unprecedented computational power and storage capacity, and thus, have opened the possibility of solving problems that were previousl...
Suchuan Dong, Nicholas T. Karonis, George E. Karni...
ASAP
2005
IEEE
96views Hardware» more  ASAP 2005»
14 years 1 months ago
On-Chip Lookup Tables for Fast Symmetric-Key Encryption
On public communication networks such as the Internet, data confidentiality can be provided by symmetric-key ciphers. One of the most common operations used in symmetric-key ciphe...
A. Murat Fiskiran, Ruby B. Lee
ANCS
2005
ACM
14 years 1 months ago
Gigabit routing on a software-exposed tiled-microprocessor
This paper investigates the suitability of emerging tiled-architectures, equipped with low-latency on-chip networks, for high-performance network routing. In this paper, we presen...
Umar Saif, James W. Anderson, Anthony Degangi, Ana...
EGH
2005
Springer
14 years 1 months ago
KD-tree acceleration structures for a GPU raytracer
Modern graphics hardware architectures excel at compute-intensive tasks such as ray-triangle intersection, making them attractive target platforms for raytracing. To date, most GP...
Tim Foley, Jeremy Sugerman
CF
2004
ACM
14 years 29 days ago
BLOB computing
Current processor and multiprocessor architectures are almost all based on the Von Neumann paradigm. Based on this paradigm, one can build a general-purpose computer using very fe...
Frédéric Gruau, Yves Lhuillier, Phil...