Sciweavers

2032 search results - page 377 / 407
» Improving Java performance using hardware translation
Sort
View
117
Voted
FCCM
2003
IEEE
133views VLSI» more  FCCM 2003»
15 years 7 months ago
Floating Point Unit Generation and Evaluation for FPGAs
Most commercial and academic floating point libraries for FPGAs provide only a small fraction of all possible floating point units. In contrast, the floating point unit generat...
Jian Liang, Russell Tessier, Oskar Mencer
106
Voted
FPGA
2010
ACM
294views FPGA» more  FPGA 2010»
15 years 7 months ago
Axel: a heterogeneous cluster with FPGAs and GPUs
This paper describes a heterogeneous computer cluster called Axel. Axel contains a collection of nodes; each node can include multiple types of accelerators such as FPGAs (Field P...
Kuen Hung Tsoi, Wayne Luk
148
Voted
BROADNETS
2004
IEEE
15 years 6 months ago
A Multi-Radio Unification Protocol for IEEE 802.11 Wireless Networks
We present a link layer protocol called the Multi-radio Unification Protocol or MUP. On a single node, MUP coordinates the operation of multiple wireless network cards tuned to no...
Atul Adya, Paramvir Bahl, Jitendra Padhye, Alec Wo...
HIPEAC
2010
Springer
15 years 4 months ago
Virtual Ways: Efficient Coherence for Architecturally Visible Storage in Automatic Instruction Set Extensions
Abstract. Customizable processors augmented with application-specific Instruction Set Extensions (ISEs) have begun to gain traction in recent years. The most effective ISEs include...
Theo Kluter, Samuel Burri, Philip Brisk, Edoardo C...
109
Voted
TJS
2002
118views more  TJS 2002»
15 years 2 months ago
On the Design, Development, Deployment, and Network Survivability Analysis of the Dynamic Routing System Protocol
: With the ever-increasing demands on server applications, reliability is of paramount importance. Often these services are implemented using a distributed server cluster architect...
Abdur Chowdhury, Ophir Frieder, Peng-Jun Wan