Sciweavers

2032 search results - page 70 / 407
» Improving Java performance using hardware translation
Sort
View
SC
2009
ACM
15 years 7 months ago
Comparative study of one-sided factorizations with multiple software packages on multi-core hardware
The emergence and continuing use of multi-core architectures require changes in the existing software and sometimes even a redesign of the established algorithms in order to take ...
Emmanuel Agullo, Bilel Hadri, Hatem Ltaief, Jack D...
CASES
2008
ACM
15 years 4 months ago
Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware
Automatic vectorization of programs for partitioned-ALU SIMD (Single Instruction Multiple Data) processors has been difficult because of not only data dependency issues but also n...
Hoseok Chang, Wonyong Sung
176
Voted
OOPSLA
2010
Springer
15 years 1 months ago
Hera-JVM: a runtime system for heterogeneous multi-core architectures
Heterogeneous multi-core processors, such as the IBM Cell processor, can deliver high performance. However, these processors are notoriously difficult to program: different cores...
Ross McIlroy, Joe Sventek
LCPC
2000
Springer
15 years 6 months ago
Improving Offset Assignment for Embedded Processors
Embedded systems consisting of the application program ROM, RAM, the embedded processor core, and any custom hardware on a single wafer are becoming increasingly common in applicat...
Sunil Atri, J. Ramanujam, Mahmut T. Kandemir
126
Voted
CHES
2005
Springer
111views Cryptology» more  CHES 2005»
15 years 8 months ago
Hardware Acceleration of the Tate Pairing in Characteristic Three
Although identity based cryptography offers many functional advantages over conventional public key alternatives, the computational costs are significantly greater. The core comp...
Philipp Grabher, Dan Page