Sciweavers

1045 search results - page 13 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
SCIA
2007
Springer
146views Image Analysis» more  SCIA 2007»
14 years 2 months ago
Filtering Video Volumes Using the Graphics Hardware
Denoising video is an important task, especially for videos captured in dim lighting environments. The filtering of video in a volumetric manner with time as the third dimension c...
Andreas Langs, Matthias Biedermann
CHES
2005
Springer
111views Cryptology» more  CHES 2005»
14 years 2 months ago
Hardware Acceleration of the Tate Pairing in Characteristic Three
Although identity based cryptography offers many functional advantages over conventional public key alternatives, the computational costs are significantly greater. The core comp...
Philipp Grabher, Dan Page
FPL
2005
Springer
127views Hardware» more  FPL 2005»
14 years 2 months ago
Efficient Hardware Architectures for Modular Multiplication on FPGAs
The computational fundament of most public-key cryptosystems is the modular multiplication. Improving the efficiency of the modular multiplication is directly associated with the...
David Narh Amanor, Viktor Bunimov, Christof Paar, ...
ASPDAC
2006
ACM
125views Hardware» more  ASPDAC 2006»
14 years 2 months ago
ASIP approach for implementation of H.264/AVC
- This paper presents an Application-Specific Instruction Set Processor (ASIP) approach for implementation of H.264/AVC. The proposed ASIP has special instructions for intra predic...
Sung Dae Kim, Jeong Hoo Lee, Chung Jin Hyun, Myung...
DSD
2005
IEEE
105views Hardware» more  DSD 2005»
14 years 2 months ago
Improved Fault Emulation for Synchronous Sequential Circuits
Current paper presents new alternatives for accelerating the task of fault simulation for sequential circuits by hardware emulation on FPGA. Fault simulation is an important subta...
Jaan Raik, Peeter Ellervee, Valentin Tihhomirov, R...