Sciweavers

1045 search results - page 20 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
INFOCOM
2008
IEEE
14 years 3 months ago
The Power of One Move: Hashing Schemes for Hardware
—In a standard multiple choice hashing scheme, each item is stored in one of d ≥ 2 hash table buckets. The availability of choice in where items are stored improves space utili...
Adam Kirsch, Michael Mitzenmacher
NCA
2006
IEEE
13 years 8 months ago
Evolutionary training of hardware realizable multilayer perceptrons
The use of multilayer perceptrons (MLP) with threshold functions (binary step function activations) greatly reduces the complexity of the hardware implementation of neural networks...
Vassilis P. Plagianakos, George D. Magoulas, Micha...
WAC
2004
Springer
150views Communications» more  WAC 2004»
14 years 2 months ago
A Systems Architecture for Sensor Networks Based On Hardware/Software Co-design
We describe the motivation and design of a novel embedded systems architecture for large networks of small devices, tha canonical example being wireless sensor networks. The archit...
Andy Nisbet, Simon Dobson
GLOBECOM
2006
IEEE
14 years 2 months ago
Investigation of Error Floors of Structured Low-Density Parity-Check Codes by Hardware Emulation
Abstract−Several high performance LDPC codes have paritycheck matrices composed of permutation submatrices. We design a parallel-serial architecture to map the decoder of any str...
Zhengya Zhang, Lara Dolecek, Borivoje Nikolic, Ven...
IEEEARES
2006
IEEE
14 years 2 months ago
Securing DNS Services through System Self Cleansing and Hardware Enhancements
-- Domain Name Systems (DNS) provide the mapping between easily-remembered host names and their IP addresses. Popular DNS implementations however contain vulnerabilities that are e...
Yih Huang, David Arsenault, Arun Sood