Sciweavers

1045 search results - page 4 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
ASPDAC
2006
ACM
115views Hardware» more  ASPDAC 2006»
14 years 2 months ago
Hardware implementation of super minimum all digital FM demodulator
– We propose improvement of the new architecture of digital FM demodulator. This work enhances signal quality, system clock frequency, and superior than well known PLL technique ...
Nursani Rahmatullah, Arif E. Nugroho
FPL
2004
Springer
74views Hardware» more  FPL 2004»
14 years 2 months ago
Hardware/Software Implementation of FPGA-Targeted Matrix-Oriented SAT Solvers
The paper describes two methods for the design of matrix-oriented SAT solvers based on data compression. The first one provides matrix compression in a host computer and decompress...
Valery Sklyarov, Iouliia Skliarova, Bruno Figueire...
ICMCS
2006
IEEE
117views Multimedia» more  ICMCS 2006»
14 years 2 months ago
Data Hiding for Speech Bandwidth Extension and its Hardware Implementation
Most of the current speech transmission systems are only able to deliver speech signals in a narrow frequency band. This narrowband speech is characterized by a thin and muffled ...
Fan Wu, Siyue Chen, Henry Leung
DELTA
2006
IEEE
14 years 2 months ago
A Hardware Implementation of Layer 2 MPLS
This paper presents a hardware architecture for layer 2 Multi Protocol Label Switching (MPLS). MPLS is a protocol framework used primarily to prioritize internet traffic and impro...
Raymond Peterkin, Dan Ionescu
RTSS
2007
IEEE
14 years 2 months ago
Implementing Hybrid Operating Systems with Two-Level Hardware Interrupts
In this paper, we propose to implement hybrid operating systems based on two-level hardware interrupts. To separate real-time and non-real-time hardware interrupts by hardware, we...
Miao Liu, Zili Shao, Meng Wang, Hongxing Wei, Tian...