Sciweavers

1045 search results - page 57 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
ICCD
1991
IEEE
65views Hardware» more  ICCD 1991»
14 years 7 days ago
Self-Timed Logic Using Current-Sensing Completion Detection (CSCD)
This article proposes a completion-detection method for efficiently implementing Boolean functions as self-timed logic structures. Current-Sensing Completion Detection, CSCD, allow...
Mark E. Dean, David L. Dill, Mark Horowitz
MSS
2000
IEEE
79views Hardware» more  MSS 2000»
14 years 1 months ago
A Scalable Architecture for Maximizing Concurrency
This paper describes a design that addresses limitations inherent in the initial implementation of the Archive for the Earth Observing Systems (EOS). The design consists of two el...
Jonathan Crawford
ICCAD
2009
IEEE
98views Hardware» more  ICCAD 2009»
13 years 6 months ago
A rigorous framework for convergent net weighting schemes in timing-driven placement
We present a rigorous framework that defines a class of net weighting schemes in which unconstrained minimization is successively performed on a weighted objective. We show that, ...
Tony F. Chan, Jason Cong, Eric Radke
TC
2010
13 years 3 months ago
Faster Interleaved Modular Multiplication Based on Barrett and Montgomery Reduction Methods
This paper proposes two improved interleaved modular multiplication algorithms based on Barrett and Montgomery modular reduction. The algorithms are simple and especially suitable ...
Miroslav Knezevic, Frederik Vercauteren, Ingrid Ve...
ISPASS
2006
IEEE
14 years 2 months ago
Improved stride prefetching using extrinsic stream characteristics
Stride-based prefetching mechanisms exploit regular streams of memory accesses to hide memory latency. While these mechanisms are effective, they can be improved by studying the p...
Hassan Al-Sukhni, James Holt, Daniel A. Connors