Sciweavers

1045 search results - page 7 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
JCP
2008
119views more  JCP 2008»
13 years 8 months ago
Performance Comparisons, Design, and Implementation of RC5 Symmetric Encryption Core using Reconfigurable Hardware
With the wireless communications coming to homes and offices, the need to have secure data transmission is of utmost importance. Today, it is important that information is sent con...
Omar S. Elkeelany, Adegoke Olabisi
AFRICACRYPT
2009
Springer
13 years 6 months ago
Efficient Acceleration of Asymmetric Cryptography on Graphics Hardware
Graphics processing units (GPU) are increasingly being used for general purpose computing. We present implementations of large integer modular exponentiation, the core of public-ke...
Owen Harrison, John Waldron
ICES
2010
Springer
277views Hardware» more  ICES 2010»
13 years 6 months ago
An Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations
Recently, a reconfigurable and biologically inspired paradigm based on network-on-chip (NoC) and spiking neural networks (SNNs) has been proposed as a new method of realising an ef...
Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep...
JTRES
2009
ACM
14 years 3 months ago
Using hardware methods to improve time-predictable performance in real-time Java systems
This paper describes hardware methods, a lightweight and platform-independent scheme for linking real-time Java code to co-processors implemented using a hardware description lang...
Jack Whitham, Neil C. Audsley, Martin Schoeberl
CHARME
2005
Springer
130views Hardware» more  CHARME 2005»
14 years 2 months ago
Improvements to the Implementation of Interpolant-Based Model Checking
The evolution of SAT technology over the last decade has motivated its application in model checking, initially through the utilization of SAT in bounded model checking (BMC) and, ...
João P. Marques Silva