Sciweavers

5523 search results - page 57 / 1105
» Improving application performance with hardware data structu...
Sort
View
ICS
2009
Tsinghua U.
14 years 9 days ago
A translation system for enabling data mining applications on GPUs
Modern GPUs offer much computing power at a very modest cost. Even though CUDA and other related recent developments are accelerating the use of GPUs for general purpose applicati...
Wenjing Ma, Gagan Agrawal
ISSS
1997
IEEE
107views Hardware» more  ISSS 1997»
13 years 12 months ago
Port Calling: A Transformation for Reducing I/O during Multi-Package Functional Partitioning
Partitioning a system among multiple input and output pin I O limited packages is a widely researched and hard to solve problem. We previously described a new approach yielding ...
Frank Vahid
CGA
2005
13 years 7 months ago
Hardware-Assisted Feature Analysis and Visualization of Procedurally Encoded Multifield Volumetric Data
Procedural encoding of scattered and unstructured scalar datasets using Radial Basis Functions (RBF) is an active area of research with great potential for compactly representing ...
Manfred Weiler, Ralf P. Botchen, Simon Stegmaier, ...
IPPS
2010
IEEE
13 years 5 months ago
Improving the performance of Uintah: A large-scale adaptive meshing computational framework
Abstract--Uintah is a highly parallel and adaptive multiphysics framework created by the Center for Simulation of Accidental Fires and Explosions in Utah. Uintah, which is built up...
Justin Luitjens, Martin Berzins
ISCA
1989
IEEE
109views Hardware» more  ISCA 1989»
13 years 11 months ago
Improving Performance of Small On-Chip Instruction Caches
Most current single-chip processors employ an on-chip instruction cache to improve performance. A miss in this insk-uction cache will cause an external memory reference which must...
Matthew K. Farrens, Andrew R. Pleszkun