1001 search results - page 42 / 201 » Improving memory hierarchy performance for irregular applica... |
161
click to vote
HPCC
2005
Springer
15 years 11 months ago
2005
Springer
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making...
173
click to vote
LCPC
2009
Springer
15 years 10 months ago
2009
Springer
Abstract. Current hardware trends place increasing pressure on programmers and tools to optimize scientific code. Numerous tools and techniques exist, but no single tool is a pana...
168
click to vote
IEEEPACT
1999
IEEE
15 years 10 months ago
1999
IEEE
The performance of applications on large shared-memory multiprocessors with coherent caches depends on the interaction between the granularity of data sharing, the size of the coh...
175
click to vote
ASPLOS
2008
ACM
15 years 8 months ago
2008
ACM
Recent studies of irregular applications such as finite-element mesh generators and data-clustering codes have shown that these applications have a generalized data parallelism ar...
174
click to vote
ARVLSI
1997
IEEE
15 years 9 months ago
1997
IEEE
A microprocessor integrated with DRAM on the same die has the potential to improve system performance by reducing the memory latency and improving the memory bandwidth. However, a...