Sciweavers

16994 search results - page 110 / 3399
» Improving the Performance of maxRPC
Sort
View
FPGA
2006
ACM
90views FPGA» more  FPGA 2006»
15 years 8 months ago
Improving performance and robustness of domain-specific CPLDs
Many System-on-a-Chip devices would benefit from the inclusion of reprogrammable logic on the silicon die, as it can add general computing ability, provide run-time reconfigurabil...
Mark Holland, Scott Hauck
EUROPAR
2000
Springer
15 years 8 months ago
Cache Remapping to Improve the Performance of Tiled Algorithms
With the increasing processing power, the latency of the memory hierarchy becomes the stumbling block of many modern computer architectures. In order to speed-up the calculations, ...
Kristof Beyls, Erik H. D'Hollander