Sciweavers

661 search results - page 103 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
HPCA
2000
IEEE
14 years 28 days ago
Improving the Throughput of Synchronization by Insertion of Delays
Efficiency of synchronization mechanisms can limit the parallel performance of many shared-memory applications. In addition, the ever increasing performance gap between processor...
Ravi Rajwar, Alain Kägi, James R. Goodman
CLUSTER
2008
IEEE
14 years 3 months ago
Gather-arrange-scatter: Node-level request reordering for parallel file systems on multi-core clusters
—Multiple processors or multi-core CPUs are now in common, and the number of processes running concurrently is increasing in a cluster. Each process issues contiguous I/O request...
Kazuki Ohta, Hiroya Matsuba, Yutaka Ishikawa
AFRIGRAPH
2004
ACM
14 years 1 months ago
Interactive ray tracing of free-form surfaces
Even though the speed of software ray tracing has recently been increased to interactive performance even on standard PCs, these systems usually only supported triangles as geomet...
Carsten Benthin, Ingo Wald, Philipp Slusallek
ERSA
2006
133views Hardware» more  ERSA 2006»
13 years 10 months ago
An FPGA based Co-Design Architecture for MIMO Lattice Decoders
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
Cao Liang, Jing Ma, Xin-Ming Huang
VLSISP
2011
358views Database» more  VLSISP 2011»
13 years 3 months ago
Accelerating Machine-Learning Algorithms on FPGAs using Pattern-Based Decomposition
Machine-learning algorithms are employed in a wide variety of applications to extract useful information from data sets, and many are known to suffer from superlinear increases in ...
Karthik Nagarajan, Brian Holland, Alan D. George, ...