Sciweavers

1139 search results - page 174 / 228
» Increasing the throughput of HomePNA
Sort
View
ICECCS
2002
IEEE
93views Hardware» more  ICECCS 2002»
14 years 3 months ago
Mnemosyne: Designing and Implementing Network Short-Term Memory
Network traffic logs play an important role in incident analysis. With the increasing throughput of network links, maintaining a complete log of all network activity has become a...
Giovanni Vigna, Andrew Mitchel
ICPPW
2002
IEEE
14 years 3 months ago
Robust Routing in Wireless Ad Hoc Networks
A wireless ad hoc network is a collection of mobile nodes with no fixed infrastructure. The absence of central authorization facility in dynamic and distributed environment requir...
Seungjoon Lee, Bohyung Han, Minho Shin
INFOCOM
2002
IEEE
14 years 3 months ago
Joint Scheduling and Power Control for Wireless Ad-hoc Networks
—In this paper, we introduce a cross-layer design framework to the multiple access problem in contention-based wireless ad hoc networks. The motivation for this study is twofold,...
Tamer A. ElBatt, Anthony Ephremides
ISCA
2002
IEEE
103views Hardware» more  ISCA 2002»
14 years 3 months ago
Efficient Dynamic Scheduling Through Tag Elimination
An increasingly large portion of scheduler latency is derived from the monolithic content addressable memory (CAM) arrays accessed during instruction wakeup. The performance of th...
Dan Ernst, Todd M. Austin
ISVLSI
2002
IEEE
89views VLSI» more  ISVLSI 2002»
14 years 3 months ago
Speedup of Self-Timed Digital Systems Using Early Completion
An Early Completion technique is developed to significantly increase the throughput of NULL Convention self-timed digital systems without impacting latency or compromising their s...
Scott C. Smith