386 search results - page 7 / 78 » Informing Memory Operations: Providing Memory Performance Fe... |
DEBS
2008
ACM
13 years 10 months ago
2008
ACM
In event stream applications, events flow through a network of components that perform various types of operations, e.g., filtering, aggregation, transformation. When the operatio...
CODES
2008
IEEE
13 years 10 months ago
2008
IEEE
Memory subsystems have been considered as one of the most critical components in embedded systems and furthermore, displaying increasing complexity as application requirements div...
IEEEPACT
2006
IEEE
14 years 2 months ago
2006
IEEE
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
SC
2000
ACM
14 years 29 days ago
2000
ACM
In this paper, we present and evaluate two techniques that use different styles of hardware support to provide data structure specific processor cache information. In one approach...
CGF
2008
13 years 8 months ago
2008
We present the Memory Trace Visualizer (MTV), a tool that provides interactive visualization and analysis of the sequence of memory operations performed by a program as it runs. A...