Sciweavers

61 search results - page 12 / 13
» Integrated network interfaces for high-bandwidth TCP IP
Sort
View
CISIS
2009
IEEE
14 years 2 months ago
Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints
—Regular multi-core processors are appearing in the embedded system market as high performance software programmable solutions. The use of regular interconnect fabrics for them a...
Francisco Gilabert Villamón, Daniele Ludovi...
IPPS
2003
IEEE
14 years 27 days ago
SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems
With the current trend in integration of more complex systems on chip there is a need for better communication infrastructure on chip that will increase the available bandwidth an...
Daniel Wiklund, Dake Liu
AINA
2009
IEEE
14 years 22 days ago
Services to the Field: An Approach for Resource Constrained Sensor/Actor Networks
Nowadays more and more devices of daily life are connected to each other and are integrated into massively distributed networks of embedded devices. These devices range from consu...
Christian Buckl, Stephan Sommer, Andreas Scholz, A...
ACSC
2009
IEEE
14 years 2 months ago
ALARM: An Adaptive Load-Aware Routing Metric for Hybrid Wireless Mesh Networks
Abstract— Hybrid Wireless Mesh Networks (WMN) are generally employed to establish communication during disaster recovery operations. The Hybrid WMN network is formed in a spontan...
Asad Amir Pirzada, Ryan Wishart, Marius Portmann, ...
ISVLSI
2002
IEEE
109views VLSI» more  ISVLSI 2002»
14 years 17 days ago
A Network on Chip Architecture and Design Methodology
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...
Shashi Kumar, Axel Jantsch, Mikael Millberg, Johnn...