Sciweavers

644 search results - page 9 / 129
» Interface design approach for system on chip based on config...
Sort
View
CANPC
1999
Springer
13 years 12 months ago
Implementing Application-Specific Cache-Coherence Protocols in Configurable Hardware
Streamlining communication is key to achieving good performance in shared-memory parallel programs. While full hardware support for cache coherence generally offers the best perfo...
David Brooks, Margaret Martonosi
ICAS
2008
IEEE
151views Robotics» more  ICAS 2008»
14 years 2 months ago
A Transformational Approach for Pattern-Based Design of User Interfaces
A pattern-based approach to user interface development is presented that is explicitly based on artifacts contained in a task and a domain models. Exploiting a task model or a dom...
Costin Pribeanu, Jean Vanderdonckt
JSA
2010
158views more  JSA 2010»
13 years 2 months ago
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...
AHS
2007
IEEE
231views Hardware» more  AHS 2007»
14 years 1 months ago
Debug Support for Hybrid SoCs
System-on-Chip devices containing both conventional and reconfigurable circuits are increasing in popularity. However the on-chip debug support infrastructure required to aid syst...
Andrew B. T. Hopkins, Klaus D. McDonald-Maier
IFIP
2001
Springer
14 years 1 days ago
An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms
: One of the most important problems in SOC platforms design is that of defining strategies for tuning the parameters of a parameterized system so as to obtain the Pareto-optimal s...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi