Sciweavers

591 search results - page 119 / 119
» Learning to Detect A Salient Object
Sort
View
DSN
2011
IEEE
12 years 10 months ago
Transparent dynamic binding with fault-tolerant cache coherence protocol for chip multiprocessors
—Aggressive technology scaling causes chip multiprocessors increasingly error-prone. Core-level faulttolerant approaches bind two cores to implement redundant execution and error...
Shuchang Shan, Yu Hu, Xiaowei Li