Sciweavers

460 search results - page 64 / 92
» Limits of Control Flow on Parallelism
Sort
View
IPPS
2005
IEEE
14 years 2 months ago
Automated Analysis of Memory Access Behavior
Abstract— We developed an automated environment to measure the memory access behavior of applications on high performance clusters. Code optimization for processor caches is cruc...
Michael Gerndt, Tianchao Li
IPPS
1993
IEEE
14 years 23 days ago
"Unstable Threads" Kernel Interface for Minimizing the Overhead of Thread Switching
The performance of threads is limited primarily by the overhead of two kinds of switching: vertical switching (user/kernel domain switching) and horizontal switching (context swit...
Shigekazu Inohara, Kazuhiko Kato, Takashi Masuda
ANCS
2007
ACM
14 years 19 days ago
Congestion management for non-blocking clos networks
We propose a distributed congestion management scheme for non-blocking, 3-stage Clos networks, comprising plain buffered crossbar switches. VOQ requests are routed using multipath...
Nikolaos Chrysos
HOTI
2008
IEEE
14 years 3 months ago
NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication
As processor core counts increase, networks-on-chip (NoCs) are becoming an increasingly popular interconnection fabric due to their ability to supply high bandwidth. However, NoCs...
Tushar Krishna, Amit Kumar 0002, Patrick Chiang, M...
APCSAC
2000
IEEE
14 years 1 months ago
Micro-Threading: A New Approach to Future RISC
This paper briefly reviews the current research into RISC microprocessor architecture, which now seems to be so complex as to make the acronym somewhat of an oxymoron. In response...
Chris R. Jesshope, Bing Luo