Sciweavers

331 search results - page 16 / 67
» Limits on Multiple Instruction Issue
Sort
View
OSDI
1994
ACM
13 years 10 months ago
Performance Issues in Parallelized Network Protocols
Parallel processing has been proposed as a means of improving network protocol throughput. Several different strategies have been taken towards parallelizing protocols. A relative...
Erich M. Nahum, David J. Yates, James F. Kurose, D...
WSCG
2003
318views more  WSCG 2003»
13 years 10 months ago
Quality Issues of Hardware-Accelerated High-Quality Filtering on PC Graphics Hardware
This paper summarizes several quality issues of an approach for high-quality filtering with arbitrary filter kernels on PC graphics hardware that has been presented previously. ...
Markus Hadwiger, Helwig Hauser, Torsten Mölle...
IPPS
2005
IEEE
14 years 2 months ago
Stream PRAM
Parallel random access memory, or PRAM, is a now venerable model of parallel computation that that still retains its usefulness for the design and analysis of parallel algorithms....
Darrell R. Ulm, Michael Scherger
JCDL
2006
ACM
99views Education» more  JCDL 2006»
14 years 2 months ago
Using resources across educational digital libraries
This article reports on analyses of usage and design activities by users of the Instructional Architect (IA), an end-user authoring tool designed to support easy access to and use...
Mimi Recker, Bart Palmer
ISCA
2007
IEEE
103views Hardware» more  ISCA 2007»
14 years 3 months ago
Ginger: control independence using tag rewriting
The negative performance impact of branch mis-predictions can be reduced by exploiting control independence (CI). When a branch mis-predicts, the wrong-path instructions up to the...
Andrew D. Hilton, Amir Roth