Sciweavers

331 search results - page 32 / 67
» Limits on Multiple Instruction Issue
Sort
View
ICPADS
2007
IEEE
14 years 3 months ago
Optimizing Katsevich image reconstruction algorithm on multicore processors
The Katsevich image reconstruction algorithm is the first theoretically exact cone beam image reconstruction algorithm for a helical scanning path in computed tomography (CT). Ho...
Eric Fontaine, Hsien-Hsin S. Lee
EGH
2005
Springer
14 years 2 months ago
Optimal automatic multi-pass shader partitioning by dynamic programming
Complex shaders must be partitioned into multiple passes to execute on GPUs with limited hardware resources. Automatic partitioning gives rise to an NP-hard scheduling problem tha...
Alan Heirich
RTSS
2002
IEEE
14 years 1 months ago
Soft Real- Time Scheduling on Simultaneous Multithreaded Processors
Simultaneous multithreading (SMT) improves processor throughput by processing instructions from multiple threads each cycle. This is the first work to explore soft real-time sche...
Rohit Jain, Christopher J. Hughes, Sarita V. Adve
AIEDU
2004
71views more  AIEDU 2004»
13 years 8 months ago
Using Intelligent Feedback to Improve Sourcing and Integration in Students' Essays
Learning and reasoning from multiple documents requires students to employ the skills of sourcing (i.e., attending to and citing sources) and information integration (i.e., making ...
Mary Anne Britt, Peter M. Wiemer-Hastings, Aaron A...
TPDS
2010
144views more  TPDS 2010»
13 years 7 months ago
Performance Evaluation of Dynamic Speculative Multithreading with the Cascadia Architecture
—Thread-level parallelism (TLP) has been extensively studied in order to overcome the limitations of exploiting instruction-level parallelism (ILP) on high-performance superscala...
David A. Zier, Ben Lee