Sciweavers

283 search results - page 32 / 57
» Linked partitions and linked cycles
Sort
View
ASPDAC
2006
ACM
95views Hardware» more  ASPDAC 2006»
14 years 1 months ago
The design and implementation of a low-latency on-chip network
— Many of the issues that will be faced by the designers of multi-billion transistor chips may be alleviated by the presence of a flexible global communication infrastructure. I...
Robert D. Mullins, Andrew West, Simon W. Moore
DCOSS
2010
Springer
13 years 11 months ago
Time-Critical Data Delivery in Wireless Sensor Networks
A number of wireless sensor network (WSN) applications demand timely data delivery. However, existing WSNs are designed to conserve energy and not to support timely data transmissi...
Petcharat Suriyachai, James Brown, Utz Roedig
NOCS
2009
IEEE
14 years 2 months ago
A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
This paper presents a many-core heterogeneous computational platform that employs a GALS compatible circuit-switched on-chip network. The platform targets streaming DSP and embedd...
Anh T. Tran, Dean Truong, Bevan M. Baas
ICONFERENCE
2011
13 years 2 months ago
Blogs: spinning a web of virality
The aim of this study is to understand the role of bloggers in driving viral information. More specifically, we develop a new methodology that creates a map of the „life cycleâ€...
Karine Nahon, Jeff Hemsley, Shawn Walker, Muzammil...
MICCAI
2007
Springer
14 years 8 months ago
Hyperspherical von Mises-Fisher Mixture (HvMF) Modelling of High Angular Resolution Diffusion MRI
A mapping of unit vectors onto a 5D hypersphere is used to model and partition ODFs from HARDI data. This mapping has a number of useful and interesting properties and we make a li...
Abhir Bhalerao, Carl-Fredrik Westin