Sciweavers

1929 search results - page 308 / 386
» Load Balancing with Memory
Sort
View
ICMCS
1999
IEEE
113views Multimedia» more  ICMCS 1999»
14 years 1 months ago
Optimally Ensured Interactive Service in Distributed Multimedia Presentation Systems
In this paper, we develop a new service to support optimally ensured user interactions with minimum latency in interactive distributed multimedia presentation environments. The no...
Markus Mielke, Aidong Zhang
CC
2006
Springer
101views System Software» more  CC 2006»
14 years 27 days ago
SARA: Combining Stack Allocation and Register Allocation
Commonly-used memory units enable a processor to load and store multiple registers in one instruction. We showed in 2003 how to extend gcc with a stack-location-allocation (SLA) ph...
V. Krishna Nandivada, Jens Palsberg
DAWAK
2006
Springer
14 years 26 days ago
A Greedy Approach to Concurrent Processing of Frequent Itemset Queries
We consider the problem of concurrent execution of multiple frequent itemset queries. If such data mining queries operate on overlapping parts of the database, then their overall I...
Pawel Boinski, Marek Wojciechowski, Maciej Zakrzew...
ASPLOS
1991
ACM
14 years 21 days ago
The Cache Performance and Optimizations of Blocked Algorithms
Blocking is a well-known optimization technique for improving the effectiveness of memory hierarchies. Instead of operating on entire rows or columns of an array, blocked algorith...
Monica S. Lam, Edward E. Rothberg, Michael E. Wolf
FPL
2008
Springer
86views Hardware» more  FPL 2008»
13 years 10 months ago
Instruction buffer mode for multi-context Dynamically Reconfigurable Processors
In multi-context Dynamically Reconfigurable Processor Array (DRPA), the required number of contexts is often increased by those with low resource usage. In order to execute such c...
Toru Sano, Masaru Kato, Satoshi Tsutsumi, Yohei Ha...