116 search results - page 24 / 24 » Logical effort based technology mapping |
134
Voted
FPGA
2010
ACM
15 years 11 months ago
2010
ACM
Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times d...