114 search results - page 6 / 23 » Loop Parallelization in the Polytope Model |
173
click to vote
IPPS
1999
IEEE
15 years 10 months ago
1999
IEEE
If parallelism can be successfully exploited in a program, significant reductions in execution time can be achieved. However, if sections of the code are dominated by parallel ove...
179
click to vote
IPPS
2000
IEEE
15 years 10 months ago
2000
IEEE
This paper presents a new approach to improve performance of Java programs by extending the superthreaded speculative execution model [14, 15] to exploit coarsegrained parallelism...
153
click to vote
ICS
2009
Tsinghua U.
16 years 15 days ago
2009
Tsinghua U.
Iterative stencil loops (ISLs) are used in many applications and tiling is a well-known technique to localize their computation. When ISLs are tiled across a parallel architecture...
165
click to vote
IEEEPACT
2007
IEEE
16 years 21 hour ago
2007
IEEE
Loop nest optimization is a combinatorial problem. Due to the growing complexity of modern architectures, it involves two increasingly difficult tasks: (1) analyzing the profita...
136
click to vote
IPPS
1998
IEEE
15 years 10 months ago
1998
IEEE
This paper presents results on a new approach to partitioning a modulo-scheduled loop for distributed execution on parallel clusters of functional units organized as a VLIW machin...