Sciweavers

331 search results - page 38 / 67
» Low power implementation of a turbo-decoder on programmable ...
Sort
View
DAC
2007
ACM
16 years 6 months ago
Self-Resetting Latches for Asynchronous Micro-Pipelines
Asynchronous circuits are increasingly attractive as low power or high-performance replacements to synchronous designs. A key part of these circuits are asynchronous micropipeline...
Tiberiu Chelcea, Girish Venkataramani, Seth Copen ...
MIDDLEWARE
2000
Springer
15 years 9 months ago
Customization of Object Request Brokers by Application Specific Policies
This paper presents an architectural framework for customizing Object Request Broker (ORB) implementations to application-specific preferences for various non-functional requiremen...
Bo Nørregaard Jørgensen, Eddy Truyen...
CHI
2000
ACM
15 years 10 months ago
Power browser: efficient Web browsing for PDAs
We have designed and implemented new Web browsing facilities to support effective navigation on Personal Digital Assistants (PDAs) with limited capabilities: low bandwidth, small ...
Orkut Buyukkokten, Hector Garcia-Molina, Andreas P...
FPGA
2001
ACM
152views FPGA» more  FPGA 2001»
15 years 10 months ago
A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
Discrete wavelet transformations (DWT) followed by embedded zerotree encoding is a very efficient technique for image compression [2, 5, 4]. However, the algorithms proposed in l...
Jörg Ritter, Paul Molitor
ASYNC
2006
IEEE
122views Hardware» more  ASYNC 2006»
15 years 12 months ago
A Level-Crossing Flash Asynchronous Analog-to-Digital Converter
Distributed sensor networks, human body implants, and hand-held electronics have tight energy budgets that necessitate low power circuits. Most of these devices include an analog-...
Filipp Akopyan, Rajit Manohar, Alyssa B. Apsel