Sciweavers

552 search results - page 104 / 111
» Low power techniques for Motion Estimation hardware
Sort
View
ISPASS
2008
IEEE
14 years 3 months ago
Dynamic Thermal Management through Task Scheduling
The evolution of microprocessors has been hindered by their increasing power consumption and the heat generation speed on-die. High temperature impairs the processor’s reliabili...
Jun Yang 0002, Xiuyi Zhou, Marek Chrobak, Youtao Z...
ISCAS
2003
IEEE
189views Hardware» more  ISCAS 2003»
14 years 2 months ago
Bio-inspired optical flow circuits for the visual guidance of micro air vehicles
In 1986, Franceschini et al. built an optronic velocity sensor [11], the principle of which was based on the findings they had recently made on fly EMDs by performing electrophysio...
Franck Ruffier, Stéphane Viollet, S. Amic, ...
BMCBI
2010
218views more  BMCBI 2010»
13 years 9 months ago
Fast multi-core based multimodal registration of 2D cross-sections and 3D datasets
Background: Solving bioinformatics tasks often requires extensive computational power. Recent trends in processor architecture combine multiple cores into a single chip to improve...
Michael Scharfe, Rainer Pielot, Falk Schreiber
ISCA
1995
IEEE
110views Hardware» more  ISCA 1995»
14 years 15 days ago
Optimization of Instruction Fetch Mechanisms for High Issue Rates
Recent superscalar processors issue four instructions per cycle. These processors are also powered by highly-parallel superscalar cores. The potential performance can only be expl...
Thomas M. Conte, Kishore N. Menezes, Patrick M. Mi...
SI3D
1999
ACM
14 years 1 months ago
Applications of pixel textures in visualization and realistic image synthesis
With fast 3D graphics becoming more and more available even on low end platforms, the focus in developing new graphics hardware is beginning to shift towards higher quality render...
Wolfgang Heidrich, Rüdiger Westermann, Hans-P...