Sciweavers

711 search results - page 69 / 143
» Managing Power Consumption and Performance of Computing Syst...
Sort
View
DAC
2005
ACM
14 years 10 months ago
Hardware speech recognition for user interfaces in low cost, low power devices
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer
ICAC
2009
IEEE
14 years 3 months ago
vManage: loosely coupled platform and virtualization management in data centers
: © vManage: Loosely Coupled Platform and Virtualization Management in Data Centers Sanjay Kumar, Vanish Talwar, Vibhore Kumar, Parthasarathy Ranganathan, Karsten Schwan HP Labora...
Sanjay Kumar, Vanish Talwar, Vibhore Kumar, Partha...
MOBIDE
2003
ACM
14 years 2 months ago
TiNA: a scheme for temporal coherency-aware in-network aggregation
This paper presents TiNA, a scheme for minimizing energy consumption in sensor networks by exploiting end-user tolerance to temporal coherency. TiNA utilizes temporal coherency to...
Mohamed A. Sharaf, Jonathan Beaver, Alexandros Lab...
JUCS
2007
122views more  JUCS 2007»
13 years 9 months ago
A New Architecture for Concurrent Lazy Cyclic Reference Counting on Multi-Processor Systems
: Multi-processor systems have become the standard in current computer architectures. Software developers have the possibility to take advantage of the additional computing power a...
Andrei de Araújo Formiga, Rafael Dueire Lin...
HPCA
2012
IEEE
12 years 4 months ago
Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chi
Lowering supply voltage is one of the most effective techniques for reducing microprocessor power consumption. Unfortunately, at low voltages, chips are very sensitive to process ...
Timothy N. Miller, Xiang Pan, Renji Thomas, Naser ...