Sciweavers

2278 search results - page 424 / 456
» Markov logic networks
Sort
View
FPL
2006
Springer
124views Hardware» more  FPL 2006»
14 years 2 months ago
A Dynamically Reconfigurable Queue Scheduler
In this paper we present the design and implementation of a dynamically reconfigurable system for packet queue scheduling. Two widely accepted queue schedulers have been implement...
Christoforos Kachris, Stamatis Vassiliadis
EEF
2000
14 years 2 months ago
Distributed and Structured Analysis Approaches to Study Large and Complex Systems
Both the logic and the stochastic analysis of discrete-state systems are hindered by the combinatorial growth of the state space underlying a high-level model. In this work, we con...
Gianfranco Ciardo
ICCAD
1995
IEEE
97views Hardware» more  ICCAD 1995»
14 years 2 months ago
Interface co-synthesis techniques for embedded systems
A key aspect of the synthesis of embedded systems is the automatic integration of system components. This entails the derivation of both the hardware and software interfaces that ...
Pai H. Chou, Ross B. Ortega, Gaetano Borriello
HT
1991
ACM
14 years 2 months ago
Hyperspeech: Navigating in Speech-Only Hypermedia
Most hypermedia systems emphasize the integration of graphics, images, video, and audio into a traditional hypertext framework. The hyperspeech system described in this paper, a s...
Barry Arons
ASPDAC
2008
ACM
104views Hardware» more  ASPDAC 2008»
14 years 17 days ago
Low power clock buffer planning methodology in F-D placement for large scale circuit design
Traditionally, clock network layout is performed after cell placement. Such methodology is facing a serious problem in nanometer IC designs where people tend to use huge clock buff...
Yanfeng Wang, Qiang Zhou, Yici Cai, Jiang Hu, Xian...