Sciweavers

391 search results - page 69 / 79
» Massively parallel processing on a chip
Sort
View
ASAP
2008
IEEE
167views Hardware» more  ASAP 2008»
14 years 2 months ago
Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms
Process technology has reduced in size such that it is possible to implement complete applicationspecific architectures as Systems-on-Chip (SoCs) using both Application-Specific I...
David Dickin, Lesley Shannon
MEMOCODE
2007
IEEE
14 years 2 months ago
Scheduling as Rule Composition
Bluespec is a high-level hardware description language used for architectural exploration, hardware modeling and synthesis of semiconductor chips. In Bluespec, one views hardware ...
Nirav Dave, Arvind, Michael Pellauer
CCECE
2006
IEEE
14 years 1 months ago
Packet CDMA Communication without Preambles
This paper applies a segmented matched filter for acquiring chip codephase alignment in direct-sequence CDMA packet communications. This alignment is essential for decoding the sp...
Md. Sajjad Rahaman, David E. Dodds
TCS
2008
13 years 7 months ago
Cleaning a network with brushes
Following the decontamination metaphor for searching a graph, we introduce a cleaning process, which is related to both the chip-firing game and edge searching. Brushes (instead o...
Margaret-Ellen Messinger, Richard J. Nowakowski, P...
ASPLOS
2012
ACM
12 years 3 months ago
Chameleon: operating system support for dynamic processors
The rise of multi-core processors has shifted performance efforts towards parallel programs. However, single-threaded code, whether from legacy programs or ones difficult to para...
Sankaralingam Panneerselvam, Michael M. Swift