Sciweavers

344 search results - page 50 / 69
» Mathematical Programming Embeddings of Logic
Sort
View
ERSHOV
1993
Springer
14 years 1 months ago
Formal Derivation of an Error-Detecting Distributed Data Scheduler Using Changeling
Distributed database applications are a wide use of distributed systems. One of the major advantages of distributed database systems is the potential for achieving high availabili...
Hanan Lutfiyya, Bruce M. McMillin, Alan Su 0002
IEEEPACT
2007
IEEE
14 years 4 months ago
Error Detection Using Dynamic Dataflow Verification
Continued scaling of CMOS technology to smaller transistor sizes makes modern processors more susceptible to both transient and permanent hardware faults. Circuitlevel techniques ...
Albert Meixner, Daniel J. Sorin
SPIN
2000
Springer
14 years 1 months ago
The Temporal Rover and the ATG Rover
The Temporal Rover is a specification based verification tool for applications written in C, C++, Java, Verilog and VHDL. The tool combines formal specification, using Linear-Time ...
Doron Drusinsky
FPL
2009
Springer
99views Hardware» more  FPL 2009»
14 years 2 months ago
Exploiting fast carry-chains of FPGAs for designing compressor trees
Fast carry chains featuring dedicated adder circuitry is a distinctive feature of modern FPGAs. The carry chains bypass the general routing network and are embedded in the logic b...
Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne
DAC
2009
ACM
14 years 10 months ago
Context-sensitive timing analysis of Esterel programs
Traditionally, synchronous languages, such as Esterel, have been compiled into hardware, where timing analysis is relatively easy. When compiled into software ? e.g., into sequent...
Lei Ju, Bach Khoa Huynh, Samarjit Chakraborty, Abh...