1095 search results - page 119 / 219 » Measuring the Performance of Parallel Message-Based Process ... |
ICASSP
2008
IEEE
14 years 2 months ago
2008
IEEE
Multiple memory banks design is employed in many high performance DSP processors. This architectural feature supports higher memory bandwidth by allowing multiple data memory acce...
SAC
2009
ACM
14 years 2 months ago
2009
ACM
Parallel architectures are the way of the future, but are notoriously difficult to program. In addition to the low-level constructs they often present (e.g., locks, DMA, and non-...
RTSS
1989
IEEE
14 years 1 days ago
1989
IEEE
A new fault tolerant architecture that provides tolerance to a broad scope of hardware, software, and communications faults is being developed. This architecture relies on widely ...
CCGRID
2005
IEEE
14 years 1 months ago
2005
IEEE
While the Grid and Web Services have helped us support heterogeneous resource access through the use of service oriented architectures, they have not addressed the issue of hetero...
IWANN
2005
Springer
14 years 1 months ago
2005
Springer
A large class of problems requires real-time processing of complex temporal inputs in real-time. These are difficult tasks for state-of-the-art techniques, since they require captu...