Sciweavers

1095 search results - page 32 / 219
» Measuring the Performance of Parallel Message-Based Process ...
Sort
View
CGO
2006
IEEE
14 years 1 months ago
Constructing Virtual Architectures on a Tiled Processor
As the amount of available silicon resources on one chip increases, we have seen the advent of ever increasing parallel resources integrated on-chip. Many architectures use these ...
David Wentzlaff, Anant Agarwal
SBACPAD
2003
IEEE
120views Hardware» more  SBACPAD 2003»
14 years 1 months ago
Comparison of Genomes Using High-Performance Parallel Computing
Comparison of the DNA sequences and genes of two genomes can be useful to investigate the common functionalities of the corresponding organisms and get a better understanding of h...
Nalvo F. Almeida Jr., Carlos E. R. Alves, Edson C&...
EUROPAR
2004
Springer
14 years 1 months ago
Targeting Heterogeneous Architectures in ASSIST: Experimental Results
Abstract. We describe how the ASSIST parallel programming environment can be used to run parallel programs on collections of heterogeneous workstations and evaluate the scalability...
Marco Aldinucci, Sonia Campa, Massimo Coppola, Sil...
RTS
2006
106views more  RTS 2006»
13 years 7 months ago
Q-SCA: Incorporating QoS support into software communications architecture for SDR waveform processing
The Software Communications Architecture (SCA) defined by Joint Tactical Radio Systems (JTRS) is the de facto standard middleware currently adopted by the Software Defined Radio (...
Jaesoo Lee, Saehwa Kim, Jiyong Park, Seongsoo Hong
IPPS
2010
IEEE
13 years 5 months ago
Scalable multi-pipeline architecture for high performance multi-pattern string matching
Multi-pattern string matching remains a major performance bottleneck in network intrusion detection and anti-virus systems for high-speed deep packet inspection (DPI). Although Aho...
Weirong Jiang, Yi-Hua Edward Yang, Viktor K. Prasa...