Sciweavers

3202 search results - page 446 / 641
» Memory access scheduling
Sort
View
IEEEPACT
2006
IEEE
14 years 2 months ago
Whole-program optimization of global variable layout
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
Nathaniel McIntosh, Sandya Mannarswamy, Robert Hun...
IPPS
2006
IEEE
14 years 2 months ago
Reducing the associativity and size of step caches in CRCW operation
Step caches are caches in which data entered to an cache array is kept valid only until the end of ongoing step of execution. Together with an advanced pipelined multithreaded arc...
M. Forsell
ACSAC
2005
IEEE
14 years 1 months ago
Strengthening Software Self-Checksumming via Self-Modifying Code
Recent research has proposed self-checksumming as a method by which a program can detect any possibly malicious modification to its code. Wurster et al. developed an attack again...
Jonathon T. Giffin, Mihai Christodorescu, Louis Kr...
CC
2005
Springer
323views System Software» more  CC 2005»
14 years 1 months ago
CodeSurfer/x86-A Platform for Analyzing x86 Executables
CodeSurfer/x86 is a prototype system for analyzing x86 executables. It uses a static-analysis algorithm called value-set analysis (VSA) to recover intermediate representations that...
Gogul Balakrishnan, Radu Gruian, Thomas W. Reps, T...
FSTTCS
2005
Springer
14 years 1 months ago
Reachability Analysis of Multithreaded Software with Asynchronous Communication
We introduce asynchronous dynamic pushdown networks (ADPN), a new model for multithreaded programs in which pushdown systems communicate via shared memory. ADPN generalizes both CP...
Ahmed Bouajjani, Javier Esparza, Stefan Schwoon, J...