Sciweavers

36 search results - page 4 / 8
» Memory bank aware dynamic loop scheduling
Sort
View
ARCS
2004
Springer
14 years 1 months ago
Operating Systems for FPGA Based Computers and Their Memory
: We introduce the concept of an operating system for platforms that consist beside memory and peripheral devices of FPGAs as the only computational resource. Applications can be d...
Klaus Danne
PDP
2005
IEEE
14 years 1 months ago
Memory Bandwidth Aware Scheduling for SMP Cluster Nodes
Clusters of SMPs are becoming increasingly common. However, the shared memory design of SMPs and the consequential contention between system processors for access to main memory c...
Evangelos Koukis, Nectarios Koziris
ICPADS
2006
IEEE
14 years 1 months ago
Memory and Network Bandwidth Aware Scheduling of Multiprogrammed Workloads on Clusters of SMPs
Symmetric Multiprocessors (SMPs), combined with modern interconnection technologies are commonly used to build cost-effective compute clusters. However, contention among processor...
Evangelos Koukis, Nectarios Koziris
CAL
2010
13 years 5 months ago
A Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors
This paper describes dynamic pressure-aware associative placement (DPAP), a novel distributed cache management scheme for large-scale chip multiprocessors. Our work is motivated by...
Mohammad Hammoud, Sangyeun Cho, Rami G. Melhem
CORR
2008
Springer
150views Education» more  CORR 2008»
13 years 7 months ago
Enhanced Energy-Aware Feedback Scheduling of Embedded Control Systems
Dynamic voltage scaling (DVS) is one of the most effective techniques for reducing energy consumption in embedded and real-time systems. However, traditional DVS algorithms have in...
Feng Xia, Longhua Ma, Wenhong Zhao, Youxian Sun, J...