Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
16
search results - page 4 / 4
»
Methodology and Tools for State Encoding in Asynchronous Cir...
Sort
relevance
views
votes
recent
update
View
thumb
title
27
click to vote
GLVLSI
2007
IEEE
151
views
VLSI
»
more
GLVLSI 2007
»
Hand-in-hand verification of high-level synthesis
14 years 12 days ago
Download
sit.iitkgp.ernet.in
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
Chandan Karfa, Dipankar Sarkar, Chittaranjan A. Ma...
claim paper
Read More »
« Prev
« First
page 4 / 4
Last »
Next »