Sciweavers

458 search results - page 47 / 92
» Modeling and Formal Verification of DHCP Using SPIN
Sort
View
FMCAD
2007
Springer
13 years 11 months ago
Circuit Level Verification of a High-Speed Toggle
As VLSI fabrication technology progresses to 65nm feature sizes and smaller, transistors no longer operate as ideal switches. This motivates verifying digital circuits using contin...
Chao Yan, Mark R. Greenstreet
TODAES
1998
68views more  TODAES 1998»
13 years 7 months ago
Specification and verification of pipelining in the ARM2 RISC microprocessor
Abstract State Machines (ASMs) provide a sound mathematical basis for the specification and verification of systems. An application of the ASM methodology to the verification of a ...
James K. Huggins, David Van Campenhout
ROOM
2000
13 years 9 months ago
Structured Axiomatic Semantics for UML Models
In this paper we provide a systematic formal interpretation for most elements of the UML notation. This interpretation, in a structured temporal logic, enables precise analysis of...
Kevin Lano, Juan Bicarregui, Andy Evans
CBSE
2006
Springer
13 years 11 months ago
Verification of Component-Based Software Application Families
We present a novel approach which facilitates formal verification of component-based software application families using model checking. This approach enables effective composition...
Fei Xie, James C. Browne
FORMATS
2009
Springer
13 years 11 months ago
Stochastic Games for Verification of Probabilistic Timed Automata
Probabilistic timed automata (PTAs) are used for formal modelling and verification of systems with probabilistic, nondeterministic and real-time behaviour. For non-probabilistic ti...
Marta Z. Kwiatkowska, Gethin Norman, David Parker