Sciweavers

1031 search results - page 107 / 207
» Modeling and Formal Verification of Production Automation Sy...
Sort
View
JSW
2008
104views more  JSW 2008»
13 years 7 months ago
Testing Software Assets of Framework-Based Product Families During Application Engineering Stage
An application framework provides reusable design and implementation for a family of software systems. At the application engineering stage, application developers extend framework...
Jehad Al-Dallal, Paul G. Sorenson
HASE
1998
IEEE
14 years 1 days ago
Verification in Concurrent Programming with Petri Nets Structural Techniques
This paper deals with verification of flow control in concurrent programs. We use Ada language model as reference. After translation of Ada programs into Petri nets (named Ada net...
Kamel Barkaoui, Jean-François Pradat-Peyre
SIGSOFT
2007
ACM
14 years 8 months ago
The symmetry of the past and of the future: bi-infinite time in the verification of temporal properties
Model checking techniques have traditionally dealt with temporal logic languages and automata interpreted over -words, i.e., infinite in the future but finite in the past. However...
Matteo Pradella, Angelo Morzenti, Pierluigi San Pi...
ISPDC
2006
IEEE
14 years 1 months ago
Managing Information and Time Flow in an Agent-Based E-Commerce System
Recently, we have proposed a comprehensive agent-based e-commerce system. While UML formalized, it lacked details how basic functions – e.g. user request to purchase a given pro...
Maciej Gawinecki, Maria Ganzha, Pawel Kobzdej, Mar...
WSC
2007
13 years 10 months ago
Improved simple simulation models for semiconductor wafer factories
Semiconductor wafer fabrication facilities (wafer fabs) are among the most complex production facilities. A large product variety, hundreds of processing steps per product, hundre...
Oliver Rose