Sciweavers

79 search results - page 4 / 16
» Modeling and Validating Globally Asynchronous Design in Sync...
Sort
View
LICS
1996
IEEE
13 years 12 months ago
Reactive Modules
We present a formal model for concurrent systems. The model represents synchronous and asynchronous components in a uniform framework that supports compositional (assume-guarantee)...
Rajeev Alur, Thomas A. Henzinger
ENTCS
2006
168views more  ENTCS 2006»
13 years 7 months ago
A Functional Programming Framework for Latency Insensitive Protocol Validation
Latency insensitive protocols (LIPs) have been proposed as a viable means to connect synchronous IP blocks via long interconnects in a system-on-chip. The reason why one needs to ...
Syed Suhaib, Deepak Mathaikutty, Sandeep K. Shukla...
ASYNC
2002
IEEE
124views Hardware» more  ASYNC 2002»
14 years 20 days ago
Synchronous Interlocked Pipelines
In a circuit environment that is becoming increasingly sensitive to dynamic power dissipation and noise, and where cycle time available for control decisions continues to decrease...
Hans M. Jacobson, Prabhakar Kudva, Pradip Bose, Pe...
CAV
2006
Springer
120views Hardware» more  CAV 2006»
13 years 11 months ago
Model Checking Multithreaded Programs with Asynchronous Atomic Methods
Abstract. In order to make multithreaded programming manageable, programmers often follow a design principle where they break the problem into tasks which are then solved asynchron...
Koushik Sen, Mahesh Viswanathan
ECRTS
2000
IEEE
14 years 3 days ago
Towards validated real-time software
We present a tool for the design and validation of embedded real-time applications. The tool integrates two approaches, the use of the synchronous programming language ESTEREL for...
Valérie Bertin, Michel Poize, Jacques Pulou...