Sciweavers

805 search results - page 47 / 161
» Modeling the performance of algorithms on flash memory devic...
Sort
View
ROBOCOMM
2007
IEEE
14 years 2 months ago
Shared memories: a trail-based coordination server for robot teams
Abstract—Robust, dependable and concise coordination between members of a robot team is a critical ingredient of any such collective activity. Depending on the availability and t...
George Roussos, Dikaios Papadogkonas, J. Taylor, D...
CONCURRENCY
2010
110views more  CONCURRENCY 2010»
13 years 8 months ago
Redesigning the message logging model for high performance
Over the past decade the number of processors in the high performance facilities went up to hundreds of thousands. As a direct consequence, while the computational power follow th...
Aurelien Bouteiller, George Bosilca, Jack Dongarra
LCN
2007
IEEE
14 years 2 months ago
Modeling and Performance Analysis of Telephony Gateway REgistration Protocol
Abstract—Telephony gateways are devices that interface between IP telephony networks and the PSTN. A telephony proxy or location server (LS) that attempts to connect a call for a...
Kushal Kumaran, Anirudha Sahoo
SECON
2010
IEEE
13 years 6 months ago
Coexistence-Aware Scheduling for Wireless System-on-a-Chip Devices
Abstract--Today's mobile devices support many wireless technologies to achieve ubiquitous connectivity. Economic and energy constraints, however, drive the industry to impleme...
Lei Yang, Vinod Kone, Xue Yang, York Liu, Ben Y. Z...
WADS
2007
Springer
115views Algorithms» more  WADS 2007»
14 years 2 months ago
Priority Queues Resilient to Memory Faults
In the faulty-memory RAM model, the content of memory cells can get corrupted at any time during the execution of an algorithm, and a constant number of uncorruptible registers are...
Allan Grønlund Jørgensen, Gabriel Mo...