Sciweavers

805 search results - page 81 / 161
» Modeling the performance of algorithms on flash memory devic...
Sort
View
IESS
2009
Springer
182views Hardware» more  IESS 2009»
13 years 6 months ago
Modeling Cache Effects at the Transaction Level
Abstract. Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast ...
Ardavan Pedram, David Craven, Andreas Gerstlauer
ICCD
2001
IEEE
110views Hardware» more  ICCD 2001»
14 years 5 months ago
Low-Energy DSP Code Generation Using a Genetic Algorithm
This paper deals with low-energy code generation for a highly optimized digital signal processor designed for mobile communication applications. We present a genetic algorithm bas...
Markus Lorenz, Rainer Leupers, Peter Marwedel, Tho...
VLDB
2004
ACM
122views Database» more  VLDB 2004»
14 years 2 months ago
Cache-Conscious Radix-Decluster Projections
As CPUs become more powerful with Moore’s law and memory latencies stay constant, the impact of the memory access performance bottleneck continues to grow on relational operator...
Stefan Manegold, Peter A. Boncz, Niels Nes
APGV
2005
ACM
125views Visualization» more  APGV 2005»
14 years 2 months ago
Designing a tone mapping algorithm for road visibility experiments
In this paper, we propose a tone mapping operator based on a multiscale representation pattern and on thresholds of detection contrast computed for local adaptation luminances. Th...
Justine Grave, Roland Brémond
IPPS
2006
IEEE
14 years 2 months ago
Online strategies for high-performance power-aware thread execution on emerging multiprocessors
Granularity control is an effective means for trading power consumption with performance on dense shared memory multiprocessors, such as multi-SMT and multi-CMP systems. In this p...
Matthew Curtis-Maury, James Dzierwa, Christos D. A...