Sciweavers

6229 search results - page 1169 / 1246
» Models of Computation for Networks on Chip
Sort
View
SC
2004
ACM
14 years 2 months ago
A Performance and Scalability Analysis of the BlueGene/L Architecture
This paper is structured as follows. Section 2 gives an architectural description of BlueGene/L. Section 3 analyzes the issue of “computational noise” – the effect that the o...
Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. ...
GECCO
2009
Springer
130views Optimization» more  GECCO 2009»
14 years 3 months ago
Liposome logic
VLSI research, in its continuous push toward further miniaturisation, is seeking to break through the limitations of current circuit manufacture techniques by moving towards biomi...
James Smaldon, Natalio Krasnogor, Alexander Camero...
PPSN
2000
Springer
14 years 15 days ago
Optimizing through Co-evolutionary Avalanches
Abstract. We explore a new general-purpose heuristic for nding highquality solutions to hard optimization problems. The method, called extremal optimization, is inspired by self-or...
Stefan Boettcher, Allon G. Percus, Michelangelo Gr...
HPDC
2010
IEEE
13 years 10 months ago
Multi-GPU volume rendering using MapReduce
In this paper we present a multi-GPU parallel volume rendering implemention built using the MapReduce programming model. We give implementation details of the library, including s...
Jeff A. Stuart, Cheng-Kai Chen, Kwan-Liu Ma, John ...
ACMDIS
2010
ACM
13 years 9 months ago
A tale of two publics: democratizing design at the margins
The design and use of Information and Communication Technology (ICT) has now evolved beyond its workplace origins to the wider public, expanding to people who live at the margins ...
Christopher A. Le Dantec, Jim Christensen, Mark Ba...
« Prev « First page 1169 / 1246 Last » Next »