40212 search results - page 8014 / 8043 » More |
ISCA
2012
IEEE
11 years 11 months ago
2012
IEEE
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
ISCA
2012
IEEE
11 years 11 months ago
2012
IEEE
The reliability of future processors is threatened by decreasing transistor robustness. Current architectures focus on delivering high performance at low cost; lifetime device rel...
ISCA
2012
IEEE
11 years 11 months ago
2012
IEEE
A significant portion of the energy dissipated in modern integrated circuits is consumed by the overhead associated with timing guardbands that ensure reliable execution. Timing ...
TVCG
2012
11 years 11 months ago
2012
—The issue of transferring facial performance from one person’s face to another’s has been an area of interest for the movie industry and the computer graphics community for ...
IJCV
2012
11 years 11 months ago
2012
The Hierarchical Conditional Random Field (HCRF) model have been successfully applied to a number of image labeling problems, including image segmentation. However, existing HCRF m...