Sciweavers

626 search results - page 82 / 126
» Multi-modular Associative Memory
Sort
View
AINA
2005
IEEE
14 years 3 months ago
HSM: A Fast Packet Classification Algorithm
– Packet classification on multiple header fields is one of the basic techniques used in network devices such as routers and firewalls, and usually the most computation intensive...
Bo Xu, Dongyi Jiang, Jun Li
HOTI
2005
IEEE
14 years 3 months ago
Addressing Queuing Bottlenecks at High Speeds
Modern routers and switch fabrics can have hundreds of input and output ports running at up to 10 Gb/s; 40 Gb/s systems are starting to appear. At these rates, the performance of ...
Sailesh Kumar, Jonathan S. Turner, Patrick Crowley
IEEEICCI
2005
IEEE
14 years 3 months ago
A brain-like computer for cognitive software applications: the Ersatz Brain project
We want to design a suitable computer for the efficient execution of the software now being developed that will display human-like cognitive abilities. Examples of these potential...
J. A. Anderson
IPPS
2005
IEEE
14 years 3 months ago
Designing Scalable FPGA-Based Reduction Circuits Using Pipelined Floating-Point Cores
The use of pipelined floating-point arithmetic cores to create high-performance FPGA-based computational kernels has introduced a new class of problems that do not exist when usi...
Ling Zhuo, Gerald R. Morris, Viktor K. Prasanna
ISPASS
2005
IEEE
14 years 3 months ago
Analysis of Network Processing Workloads
Abstract— Network processing is becoming an increasingly important paradigm as the Internet moves towards an architecture with more complex functionality inside the network. Mode...
Ramaswamy Ramaswamy, Ning Weng, Tilman Wolf