Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
Multiple-Valued Logic Memory System Design Using Nanoscale E...
Sort
relevance
views
votes
recent
update
View
thumb
title
23
click to vote
ISLPED
2009
ACM
132
views
Hardware
»
more
ISLPED 2009
»
Enabling ultra low voltage system operation by tolerating on-chip cache failures
14 years 2 months ago
Download
cccp.eecs.umich.edu
Extreme technology integration in the sub-micron regime comes with a rapid rise in heat dissipation and power density for modern processors. Dynamic voltage scaling is a widely us...
Amin Ansari, Shuguang Feng, Shantanu Gupta, Scott ...
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »