Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
Multiple-Valued Logic Memory System Design Using Nanoscale E...
Sort
relevance
views
votes
recent
update
View
thumb
title
151
click to vote
ISLPED
2009
ACM
132
views
Hardware
»
more
ISLPED 2009
»
Enabling ultra low voltage system operation by tolerating on-chip cache failures
15 years 11 months ago
Download
cccp.eecs.umich.edu
Extreme technology integration in the sub-micron regime comes with a rapid rise in heat dissipation and power density for modern processors. Dynamic voltage scaling is a widely us...
Amin Ansari, Shuguang Feng, Shantanu Gupta, Scott ...
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »