Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
Noise-aware power optimization for on-chip interconnect
Sort
relevance
views
votes
recent
update
View
thumb
title
59
click to vote
BWCCA
2010
264
views
Applied Computing
»
more
BWCCA 2010
»
Advanced Design Issues for OASIS Network-on-Chip Architecture
13 years 3 months ago
Download
aslweb.u-aizu.ac.jp
Network-on-Chip (NoC) architectures provide a good way of realizing efficient interconnections and largely alleviate the limitations of bus-based solutions. NoC has emerged as a so...
Kenichi Mori, Adam Esch, Abderazek Ben Abdallah, K...
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »