6 search results - page 2 / 2 » Noise-aware power optimization for on-chip interconnect |
BWCCA
2010
13 years 3 months ago
2010
Network-on-Chip (NoC) architectures provide a good way of realizing efficient interconnections and largely alleviate the limitations of bus-based solutions. NoC has emerged as a so...