17409 search results - page 176 / 3482 » Oblio: Design and Performance |
186
click to vote
HPCA
1996
IEEE
15 years 10 months ago
1996
IEEE
We have investigated the register file requirements of dynamically scheduled processors using register renaming and dispatch queues running the SPEC92 benchmarks. We looked at pro...
153
click to vote
ISCA
1994
IEEE
15 years 10 months ago
1994
IEEE
In the near future, semiconductor technology will allow the integration of multiple processors on a chip or multichipmodule (MCM). In this paper we investigate the architecture an...
174
click to vote
JSAC
2008
15 years 6 months ago
2008
Abstract-- We explore the performance and hardware complexity tradeoffs associated with performing iterative multipleinput multiple-output (MIMO) detection using a sphere decoder a...
190
Voted
JCM
2007
15 years 5 months ago
2007
Abstract— In this paper, we propose and evaluate the performance of new link layer frame transmission techniques for MIMO (multiple input multiple output) wireless systems from a...
172
click to vote
CORR
2010
Springer
15 years 3 months ago
2010
Springer
We present an architecture of a hosting system consisting of a set of hosted Web Services subject to QoS constraints, and a certain number of servers used to run users demand. The ...