Sciweavers

    324 search results - page 59 / 65
    » On Parallelization of a Video Mining System
    Sort
    View
    CVIU
    2010
    115views more  CVIU 2010»
    A modified model for the Lobula Giant Movement Detector and its FPGA implementation
    13 years 8 months ago
    A modified model for the Lobula Giant Movement Detector and its FPGA implementation
    Download  eprints.lincoln.ac.uk
    Bio-inspired vision sensors are particularly appropriate candidates for navigation of vehicles or mobile robots due to their computational simplicity, allowing compact hardware im...
    Hongying Meng, Kofi Appiah, Shigang Yue, Andrew Hu...
    claim paper
    Read More »
    NECO
    2008
    129views more  NECO 2008»
    Sparse Coding via Thresholding and Local Competition in Neural Circuits
    13 years 8 months ago
    Sparse Coding via Thresholding and Local Competition in Neural Circuits
    Download  www.maths.tcd.ie
    While evidence indicates that neural systems may be employing sparse approximations to represent sensed stimuli, the mechanisms underlying this ability are not understood. We desc...
    Christopher J. Rozell, Don H. Johnson, Richard G. ...
    claim paper
    Read More »
    JOT
    2007
    99views more  JOT 2007»
    The Parametric Singleton Design Pattern
    13 years 8 months ago
    The Parametric Singleton Design Pattern
    Download  www.jot.fm
    The parametric singleton design pattern combines the singleton design pattern with a parameter that enables unique creation of instances of a class. These instances are cached in ...
    Douglas A. Lyon, Francisco Castellanos
    claim paper
    Read More »
    VLSISP
    2008
    123views more  VLSISP 2008»
    Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
    13 years 8 months ago
    Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
    Download  trappist.elis.ugent.be
    ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications whic...
    Bingfeng Mei, Bjorn De Sutter, Tom Vander Aa, M. W...
    claim paper
    Read More »
    VLSISP
    2008
    147views more  VLSISP 2008»
    Data Reuse Exploration for Low Power Motion Estimation Architecture Design in H.264 Encoder
    13 years 7 months ago
    Data Reuse Exploration for Low Power Motion Estimation Architecture Design in H.264 Encoder
    Download  video.ee.ntu.edu.tw
    Data access usually leads to more than 50% of the power cost in a modern signal processing system. To realize a low-power design, how to reduce the memory access power is a critica...
    Yu-Han Chen, Tung-Chien Chen, Chuan-Yung Tsai, Sun...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.