Sciweavers

440 search results - page 32 / 88
» On Some Systems Controlled by the Structure of Their Memory
Sort
View
JSS
2007
115views more  JSS 2007»
13 years 8 months ago
A case study in re-engineering to enforce architectural control flow and data sharing
Without rigorous software development and maintenance, software tends to lose its original architectural structure and become difficult to understand and modify. ArchJava, a recen...
Marwan Abi-Antoun, Jonathan Aldrich, Wesley Coelho
HASE
2007
IEEE
14 years 3 months ago
Systems Architectures for Transactional Network Interface
Systems such as software transactional memory and some exception handling techniques use transactions. However, a typical limitation of such systems is that they do not allow syst...
Manish Marwah, Shivakant Mishra, Christof Fetzer
JACM
2002
87views more  JACM 2002»
13 years 8 months ago
Bounded concurrent timestamp systems using vector clocks
Abstract. Shared registers are basic objects used as communication mediums in asynchronous concurrent computation. A concurrent timestamp system is a higher typed communication obj...
Sibsankar Haldar, Paul M. B. Vitányi
CDC
2009
IEEE
151views Control Systems» more  CDC 2009»
14 years 1 months ago
A poset framework to model decentralized control problems
— In this paper we use partially ordered sets (posets) to study decentralized control problems arising in different settings. We show that time delayed systems with certain dela...
Parikshit Shah, Pablo A. Parrilo
WCRE
2008
IEEE
14 years 3 months ago
Data Model Reverse Engineering in Migrating a Legacy System to Java
Central to any legacy migration project is the translation of the data model. Decisions made here will have strong implications to the rest of the translation. Some legacy languag...
Mariano Ceccato, Thomas Roy Dean, Paolo Tonella, D...