Sciweavers

619 search results - page 86 / 124
» On computational limitations of neural network architectures
Sort
View
SBACPAD
2008
IEEE
170views Hardware» more  SBACPAD 2008»
14 years 3 months ago
Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design
Transactional memory is emerging as a parallel programming paradigm for multi-core processors. Despite the recent interest in transactional memory, there has been no study to char...
James Poe, Chang-Burm Cho, Tao Li
ISDA
2009
IEEE
14 years 3 months ago
GPU-Based Road Sign Detection Using Particle Swarm Optimization
—Road Sign Detection is a major goal of Advanced Driving Assistance Systems (ADAS). Since the dawn of this discipline, much work based on different techniques has been published ...
Luca Mussi, Stefano Cagnoni, Fabio Daolio
ICCS
2004
Springer
14 years 2 months ago
Using Runtime Measurements and Historical Traces for Acquiring Knowledge in Parallel Applications
Abstract. A new approach for acquiring knowledge of parallel applications regarding resource usage and for searching similarity on workload traces is presented. The main goal is to...
Luciano José Senger, Marcos José San...
IPPS
2007
IEEE
14 years 3 months ago
A Prototype Multithreaded Associative SIMD Processor
The performance of SIMD processors is often limited by the time it takes to transfer data between the centralized control unit and the parallel processor array. This is especially...
Kevin Schaffer, Robert A. Walker
ICDCS
1998
IEEE
14 years 1 months ago
Experience with Secure Multi-Processing in Java
As Java is the preferred platform for the deployment of network computers, it is appealing to run multiple applications on a single Java desktop. We experimented with using the Ja...
Dirk Balfanz, Li Gong